


# A High Throughput Beamforming Architecture for MIMO Systems

Melissa Duarte, Ashutosh Sabharwal (*mduarte, ashu*)@rice.edu,  
Raghu Rao, and Chris Dick (*rrao, chrisd*)@xilinx.com

## Goal


Efficient implementation of a real-time beamforming MIMO system.

## Background



## Motivation – Why consider a feedback scheme?

Beamforming has better performance than Space Time Block Codes.  
The cost of this better performance is channel state information required at the transmitter.



## Contribution

Design of a codebook that allows an efficient implementation of the channel quantizer.


Compared to a straightforward implementation of the channel quantizer, the proposed implementation increases the number of channels quantized per FPGA unit area.

Simulation results show that standards-based systems can benefit from the proposed channel quantizer implementation.

## Future work

Integrate beamforming into Rice and Xilinx MIMO OFDM testbeds and characterize over real wireless channels.

## System model



- $s$ : Complex transmitted symbol
- $\mathbf{w}_b$ : Beamforming vector,  $\|\mathbf{w}_b\|_2 = 1, 1 \leq b \leq N$
- $N$ : Cardinality of codebook,  $N=2^B$
- $\mathbf{H}$ : Channel matrix,  $M_t \times M_r$
- $\mathbf{z}$ : Combining vector,  $\|\mathbf{z}\|_2 = 1$
- $\mathbf{x}$ : Input to demodulator
- $B$ : Number of feedback bits

To maximize SNR choose

$$\mathbf{z} = \mathbf{H}\mathbf{w}_b / \|\mathbf{H}\mathbf{w}_b\|_2 \quad \text{and} \quad b = \arg \max_{1 \leq i \leq N} (\|\mathbf{H}\mathbf{w}_i\|_2)^2$$

## Computational requirements of Quantizer

The Quantizer block runs an exhaustive search to find  $b$ .  
To compute  $\mathbf{H}\mathbf{w}_i$  for all  $N$  codewords we need to perform  $4NM_tM_r$  multiplications


$$\mathbf{H} = \begin{bmatrix} H_{1,1} & H_{1,2} & \dots & H_{1,M_t} \\ H_{2,1} & H_{2,2} & \dots & H_{2,M_t} \\ \vdots & \vdots & \ddots & \vdots \\ H_{M_r,1} & H_{M_r,2} & \dots & H_{M_r,M_t} \end{bmatrix} \quad \mathbf{w}_i = \begin{bmatrix} w_{i,1} \\ w_{i,2} \\ \vdots \\ w_{i,M_t} \end{bmatrix}$$

$$H_{r,j}w_{i,j} = \text{Re}\{H_{r,j}\}\text{Re}\{w_{i,j}\} - \text{Im}\{H_{r,j}\}\text{Im}\{w_{i,j}\} + j[\text{Re}\{H_{r,j}\}\text{Im}\{w_{i,j}\} + \text{Im}\{H_{r,j}\}\text{Re}\{w_{i,j}\}]$$

## Reducing the number of multiplications

If  $w_{i,j} \in \{0, -j, j, -1, 1\}$  then to compute  $\mathbf{H}\mathbf{w}_i$  for all  $N$  codewords we need  $2NM_tM_r$  multipliers, instead of  $4NM_tM_r$  multipliers

Possibilities for $w_{i,j}$	Region
$0 + 0j$	0
$0 - 1j$	1
$0 + 1j$	2
$-1 + 0j$	3
$1 + 0j$	4



## New approach


Use a new version of the codebook, labeled Mapped Codebook, in which  $w_{i,j} \in \{0, -j, j, -1, 1\}$

## Mapping of the codebook

Start with the original codebook

$$\begin{matrix} M_t \text{ transmitter antennas} \\ \begin{bmatrix} w_{1,1} & w_{1,2} & \dots & w_{1,M_t} \\ w_{2,1} & w_{2,2} & \dots & w_{2,M_t} \\ \vdots & \vdots & \ddots & \vdots \\ w_{N,1} & w_{N,2} & \dots & w_{N,M_t} \end{bmatrix} \end{matrix} \quad w_{i,j} \in C$$

Use the following mapping regions



R0	$0 + 0j$
R1	$0 - 1j$
R2	$0 + 1j$
R3	$-1 + 0j$
R4	$1 + 0j$

$$D = 1 / (2 \sqrt{(\pi)})$$

Obtain a Mapped Codebook

$$\begin{matrix} M_t \text{ transmitter antennas} \\ \begin{bmatrix} w_{1,1} & w_{1,2} & \dots & w_{1,M_t} \\ w_{2,1} & w_{2,2} & \dots & w_{2,M_t} \\ \vdots & \vdots & \ddots & \vdots \\ w_{N,1} & w_{N,2} & \dots & w_{N,M_t} \end{bmatrix} \end{matrix} \quad w_{i,j} \in \{0, -j, j, -1, 1\}$$

Normalizing gain.

$$\begin{bmatrix} ng_1 \\ ng_2 \\ \vdots \\ ng_N \end{bmatrix} \quad ng_i \in R$$

## Increase in Throughput

- Assume that for the implementation of one multiplexer the area needed in the FPGA is the same as for the implementation of one multiplier
- Using the Mapped Codebook increases the number of channels quantized per FPGA unit area by a factor equal to  $\beta$

$$\beta = \frac{\text{Multipliers (Original Codebook)}}{\text{Multipliers (Mapped Codebook)} + \text{Multiplexers (Mapped Codebook)}}$$

## Resource estimate for 802.16e

Compute the number of multipliers and multiplexers required for  $N = 2^3, M_t = M_r = 4, \text{FPGA}_{\text{clk}} = 100\text{MHz}, T_{\text{OFDM}} = 100.8\mu\text{s}$

$T_{\text{OFDM}}$ : Duration of an OFDM symbol

$K$ : Number of subcarriers


Time constraint:  $K$  channels must be quantized in a time  $\leq T_{\text{OFDM}}$

		$K = 128$ 1.25MHz Bw	$K = 512$ 5MHz Bw	$K = 1024$ 10MHz Bw	$K = 2048$ 20MHz Bw
Original Codebook	Total Multipliers	8	31	60	119
	Quantizer	0	0	0	0
Mapped Codebook	Total Multipliers	2	5	8	16
	Quantizer	4	14	27	53
$\beta$		1.33	1.63	1.71	1.72

Using the Mapped Codebook increases the number of channels quantized per FPGA unit area by a factor equal to  $\beta$

## Simulation results using Mapped Codebook

Beamforming 3x3 MIMO – 3 Feedback bits – 16QAM  
802.16e Codebook



Mixed Codebook scheme: Integration of proposed high throughput architecture in a standards-based system