Changes between Initial Version and Version 1 of HardwareUsersGuides/FPGABoard_v2.2/Power


Ignore:
Timestamp:
Sep 6, 2009, 4:13:34 PM (15 years ago)
Author:
murphpo
Comment:

--

Legend:

Unmodified
Added
Removed
Modified

  • HardwareUsersGuides/FPGABoard_v2.2/Power

    v1 v1  
     1[[TracNav(HardwareUsersGuides/FPGABoard_v2.2/TOC)]]
     2
     3== WARP FPGA Board Power Supplies ==
     4
     5=== Required External Supply ===
     6The WARP FPGA board operates from a single external 12v supply. This supply is generally connected to the board's coaxial power connector. This connector requires a mating female connector with an inner diameter of 2.1mm, outer diameter of 5.5mm, positive tip and grounded shell. We use the XW AC-DC regulator from CUI (ETS120416UTC-P5P-SZ), available from Digikey (part [http://search.digikey.com/scripts/DkSearch/dksus.dll?Detail&name=T1010-P5P-ND T1010-P5P-ND]).
     7
     8=== FPGA Power Supplies ===
     9The Virtex-4 FPGA has a number of different power inputs. The table below summarizes the power supplies on the WARP FPGA board.
     10
     11||'''Supply'''||'''Voltage'''||'''Description'''||
     12||VCC_EXT||12v||External supply||
     13||VCC_5||5.0v||Daughtercard slot supply||
     14||VCC_INT||1.2v||FPGA core logic||
     15||VCC_AUX||2.5v||FPGA clock resources||
     16||VCC_O||3.3v, 2.5v & 1.8v||FPGA I/O banks||
     17||MGT_x||2.5v, 1.5v & 1.2v||MGT logic and I/O||
     18||VCC_0.9||0.9v||DDR2 SO-DIMM termination||
     19
     20
     21The WARP FPGA board uses switching voltage regulators for the 5v, 3.3v, 1.8v and 1.2v supplies. All are are Texas Instruments' [http://focus.ti.com/docs/prod/folders/print/pth12020w.html PTH12020W 18A DC-DC power modules].
     22
     23The 2.5v VCC_AUX supply is a [www.linear.com/pc/productDetail.jsp?navId=H0,C3,P2221 LT1764] linear regulator from Linear Technology.
     24
     25The MGT supplies are all driven by linear supplies in order to minimize noise in the MGT circuitry. Three linear regulators (2 LT1963A and 1 LT1764) are used.
     26
     27=== Daughtercard Power Supplies ===
     28The four daughtercard slots on the WARP FPGA board are supplied with 5v by a dedicated 18A switching regulator. A second power plane is also connected to the daughtercard slots and can be driven by an off-board supply via a dedicated 6-pin header on the FPGA board. This header is not mounted by default (no current WARP daughtercards utilize this second plane).
     29
     30=== Monitoring Voltage Levels ===
     31Every power and ground plane on the FPGA board includes a test point which can be used to monitor the plane's voltage. The 10 test points on each voltage plane are red and are labeled on the board. The 2 ground test points (1 for MGT ground, 1 for digital ground) are black.
     32
     33Most supplies (12v, 5v, 3.3v, digital 2.5v and MGT 2.5v) include a red LED which glows when power is applied. These LEDs should always be illuminated when the FPGA board is powered on. If any of these LEDs is not glowing, immediately power off the board to avoid damaging components.
     34
     35=== Bypassing Power Supplies ===
     36The WARP FPGA board does not contain any built-in current measurement capabilities. In order to measure current consumption, the power plane of interest can be driven by an external, off-board supply whose current can be measured. When an external supply is used, the on-board regulator for a given plane must be disabled to avoid a drive fight between the on-board and off-board supplies. Eight of the FPGA board's supplies (5v, 3.3v, 2.5v, 1.8v, 1.2v, MGT 2.5, MGT 1.5 and MGT 1.2v) can be individually disabled. To disable these regulators, simply mount a shunt on the jumper adjascent to the regulator; see the table below for the specific reference designators for each jumper.
     37
     38High-current screw terminals are connected to the primary power planes: GND, 12v, 5v, 3.3v, 1.8v and 1.2v and can be used to connect external supplies. See the image below to identify the screw terminals.
     39
     40[[Image(HardwareUsersGuides/FPGABoard_v2.2/Images:FPGA_Board_ScrewTerm.jpg)]]
     41
     42'''Primary Supplies'''
     43||'''Plane'''||'''Regulator'''||'''Disable[[BR]]Jumper'''||'''Screw[[BR]]Terminal'''||'''Test[[BR]]Point'''||
     44|| 12v || Ext || - || J35 || TP14 ||
     45|| 5v || U18 || J32 || J38 || TP12 ||
     46|| 3.3v || U16 || J33 || J37 || TP11 ||
     47|| 2.5v || U8 || J40 || - || TP8 ||
     48|| 1.8v || U13 || J42 || J36 || TP10 ||
     49|| 1.2v || U11 || J43 || J35 || TP13 ||
     50|| GND || - || - || J34 || TP9 ||
     51
     52'''MGT Supplies'''
     53||'''Plane'''||'''Regulator'''||'''Disable[[BR]]Jumper'''||'''Test[[BR]]Point'''||
     54|| 2.5v || J3 || J8 || TP5 ||
     55|| 1.5v || U2 || J7 || TP4 ||
     56|| 1.2v || U1 || J9 || TP1 ||
     57
     58=== Hardware Figures ===
     59[[Image(HardwareUsersGuides/FPGABoard_v2.2/Images:FPGA_Board_PowerBot.jpg)]]
     60
     61[[Image(HardwareUsersGuides/FPGABoard_v2.2/Images:FPGA_Board_PowerMGT.jpg)]]