Synchronized CSMA Contention: Model, Implementation and Evaluation

Authors: J. Shi, E. Aryafar, T. Salonidis, and E. Knightly


A class of CSMA protocols used in a broad range of wireless applications uses synchronized contention where nodes periodically content at intervals of fixed duration. While several models exist for asynchronous CSMA contention used in protocols like IEEE 802.11 MAC, no model exists for synchronized CSMA contention that also incorporates realistic factors like clock drifts. In this paper, we introduce a model that quantifies the interplay of clock drifts with contention window size, control packets size, and carrier sense regulated by usage of guard time. Using an FPGA-based MAC protocol implementation and controlled experiments on a wireless testbed we evaluate the model predictions on the isolated and combined impact of these key performance factors to per-flow throughput and fairness properties in both single-hop and multi-hop networks. Our model and experimental evaluation reveal conditions on protocol parameters under which the throughput of certain flows can exponentially decrease; while at the same time, it enables solutions that can offset such problems in a predictable manner.


Synchronized CSMA Contention: Model, Implementation and Evaluation (PDF 220KB)


	Author = {J. Shi and E. Aryafar and T. Salonidis and E. Knightly},
	Booktitle = {Proc. 2009 IEEE INFOCOM},
	Title = {Synchronized CSMA Contention: Model, Implementation and Evaluation},
	Year = {2000}}

Last modified 15 years ago Last modified on Jun 8, 2009, 9:50:34 AM