| Version 3 (modified by murphpo, 17 years ago) (diff) |
|---|
MIMO OFDM | Documentation? | OFDM Model Overview
Introduction
Tools and Hardware Requirements
The MIMO OFDM core is designed using Xilinx's System Generator. MATLAB 7.1 SP3 with Simulink, Xilinx ISE and System Generator are required to use the model. See our FAQ for more information on which Xilinx tools are required to use WARP.
Simulation
The OFDM model can be used in simulation with just the tools listed above.
Hardware
In order to use the OFDM core in hardware, the model must be converted to an OPB-compliant peripheral. We provide a version of this core already converted to a peripheral in the repository (PlatformSupport/CustomPeripherals/pcores/ofdm_TxRx_mimo_opbw_v1_07_a). This is the version of the core we use at Rice in hardware. In order to use the OPB-version of the core, you will also need the Xilinx Embedded Devleopment Kit.
Files
The source files for the MIMO OFDM design are available in the WARP repository: ResearchApps/PHY/MIMO_OFDM.
Simulink/System Generator model for the full MIMO OFDM transceiver. This model is ready to simulate both the full transmit and receive chains. The scripts below are required to use this model. The OPB-compliant peripheral core is generated from this model using sysgen2opb.
This script sets a number of initial values and parameters in the receiver model. It also requires ofdm_tx_init.m, ofdm_rx_init_packetTimingControl.m and CRC_table_gen.m.
This script sets a number of initial values and parameters for the transmitter model. Some of these parameters are shared by both the transmitter and receiver models, so this script is also called by the receiver model's initilization script.
ofdm_rx_init_packetTimingControl.m
Defines the behavior of the receiver's packet timing control block, setting the expected arrival times of different parts of a received packet.
Generates a table of remainders for the calculation of a 32-bit CRC. This table is used by both the Tx and Rx models for checksum calculation.
MATLAB function which calculates the 32-bit CRC of a packet. This is used for simulation purposes only; the model implements both Tx and Rx CRC calculation in hardware.
